Become a leader in the IoT community!

Join our community of embedded and IoT practitioners to contribute experience, learn new skills and collaborate with other developers with complementary skillsets.

Step 1 of 5

CREATE YOUR PROFILE *Required

OR
Step 2 of 5

WHAT BRINGS YOU TO DEVHEADS? *Choose 1 or more

Connect & collaborate 🀝with other tech professionals
Learn & Grow πŸ“š
Contribute Experience & Expertise πŸ”§
Step 3 of 5

WHAT'S YOUR INTEREST OR EXPERTISE? *Choose 1 or more

Hardware Design πŸ’‘
Embedded Software πŸ’»
Edge Networking ⚑
Step 4 of 5

Personalize your profile

Step 5 of 5

Read & agree to our COMMUNITY RULES

  1. We want this server to be a welcoming space! Treat everyone with respect. Absolutely no harassment, witch hunting, sexism, racism, or hate speech will be tolerated.
  2. If you see something against the rules or something that makes you feel unsafe, let staff know by messaging @admin in the "support-tickets" tab in the Live DevChat menu.
  3. No age-restricted, obscene or NSFW content. This includes text, images, or links featuring nudity, sex, hard violence, or other graphically disturbing content.
  4. No spam. This includes DMing fellow members.
  5. You must be over the age of 18 years old to participate in our community.
  6. You agree to our Terms of Service (https://www.devheads.io/terms-of-service/) and Privacy Policy (https://www.devheads.io/privacy-policy)
By clicking "Finish", you have read and agreed to the our Terms of Service and Privacy Policy.

Transitioning from Artix 7 to Zynq SoC for Image Processing and Storage

I’ve been using FPGAs such as the Artix 7 to read the image data from peripherals and do processing, then display some output using LCD displays connected to FPGA I/O ports.

I’d like to transition to using Zynq SoC boards in order to store that processed image data using on-board RAM, and also making that image data accessible to the arm core (both directly from the FPGA and the RAM).

I think this involves creating a custom linux build that runs on the arm, something with AXI, then creating an application in C on the arm side.

Can anyone recommend a good tutorial running through all of this?

I am trying to stick with VHDL and Vivado as much as possible.
@Middleware & OS

  1. Enthernet Code#0000

    If you want your FPGA to write data to the RAM memory of the processor system, then your FPGA must implement the DMA engine.
    It can be easily done with HLS (see [https://docs.amd.com/r/en-US/ug1399-vitis-hls/AXI4-Master-Interface](https://docs.amd.com/r/en-US/ug1399-vitis-hls/AXI4-Master-Interface) and [https://github.com/Xilinx/Vitis-HLS-Introductory-Examples/blob/master/Interface/Memory/using\_axi\_master/example.cpp](https://github.com/Xilinx/Vitis-HLS-Introductory-Examples/blob/master/Interface/Memory/using_axi_master/example.cpp) ). In HDL it is more complicated.
    If you want to know more, you may read [http://www.zynqbook.com/](http://www.zynqbook.com/).

  2. UC GEE#0000

    Ok @enthernetcode Thanks πŸ‘

  3. Navadeep#0000

    This series targets Zynq – from bringup to using peripherals, using HDL and running simulations around the designed modules.

  4. UC GEE#0000

    Thanks for the Recommendation @ngu25

CONTRIBUTE TO THIS THREAD

Browse other questions tagged 

Leaderboard

RANKED BY XP

All time
  • 1.
    Avatar
    @Nayel115
    1620 XP
  • 2.
    Avatar
    @UcGee
    650 XP
  • 3.
    Avatar
    @melta101
    600 XP
  • 4.
    Avatar
    @chitour
    600 XP
  • 5.
    Avatar
    @lifegochi
    250 XP
  • 6.
    Avatar
    @Youuce
    180 XP